Notes:RealQ Architecture/1-Byte operations

From Maths
Jump to: navigation, search
Operation bits Comment Caveats
LOAD r1,r2 00 sr2 r1 r2 r1 must be 16bit, sr2=11 is unused.
(Unused) 00 11 xx xx
MOV r1,r2 01 sr r1 r2 registers must have same size-code[N 1]
01 11 xx xx (see: SWP)


Opcode notes

  1. ↑ That is must both be 16bit, low or high
Retrieved from "https://www.maths.kisogo.com/index.php?title=Notes:RealQ_Architecture/1-Byte_operations&oldid=1294"